Abstract-A Maximum Power Point Tracking (MPPT) circuit for a 0.7-W photovoltaic (PV) system is proposed. The circuit employs a modified hill-climbing algorithm based on a 3-points comparison instead of the traditional 2-points comparison. The adopted algorithm simplifies the detection of the Maximum Power Point (MPP) and enables the implementation of a periodic sleepmode to reduce the overall power consumption without compromising effective tracking of irradiance variations. Moreover, to achieve high MPP tracking efficiency, a low-power linear analog multiplier is implemented to accurately compute the instantaneous power of the PV source from its sensed voltage and current levels. This power-metering function is realized in the analog domain to eliminate the need for data converters and to minimize the MPPT circuit's power consumption. A complete design of the proposed circuit is implemented in 0.18-μm BiCMOS process in less than 1.55 mm 2 and consumes less than 25 μW with the digital core running at 500 kHz and a measured peak MPP tracking efficiency of 99.7%.
I. INTRODUCTION

E
NERGY harvesting is increasingly becoming a realistic approach for either enhancing the effective battery life or powering battery-less functions in portable devices. Though many energy-harvesting sources are being considered, photovoltaic (PV) sources are particularly attractive as they can supply a reasonable amount of power. A system diagram that utilizes PV source is shown in Fig. 1 , where a power converter is usually employed to transfer power from the PV source to the battery or the load. Since the available power from PV source varies depending on ambient conditions, a Maximum Power Point Tracking (MPPT) circuit is needed to continuously monitor the PV source and adapt the power converter to ensure that the maximum power available from the PV source is always extracted. The MPPT circuit consists of two blocks: a power meter, and a digital processing core. The power meter computes the PV's instantaneous output power from its sensed voltage and current levels, while the digital core determines the power converter's switching duty-cycle in order to match the PV source output impedance and extract maximum power from it. Various MPPT realizations have been proposed, where only the current and voltage sensing is implemented in the analog domain, while power metering and duty-cycle computation are performed by a general purpose DSP/microcontroller [1] - [3] . While these realizations are easy to implement with a software code, they tend to be power hungry due to the extensive digital processing and the large overhead of the DSP/microcontroller. Alternatively, hybrid, fully-custom analog-digital realizations were proposed to optimize power consumption and other performance metrics of MPPT circuits. Some realizations eliminate the power meter to reduce power consumption and rely instead on sensing only the current [4] - [9] , and in addition, some apply periodic sleep-mode to reduce power consumption even further such as in [4] . However, such approaches limit the usability of the realization to applications where the voltage is almost constant, such as when the load of the PV source is a battery or a super capacitor, and thus sensing current is sufficient to indicate the power level. In applications where the voltage is variable, these approaches yield poor MPP tracking efficiency (η MPPT ) due to lack of accurate power metering. Other realizations propose keeping the power meter to maintain high η MPPT , but optimize power consumption by adopting various analog implementations of the power meter [10] - [14] . For example, an analog power meter based on squaring circuits is proposed in [10] , but it suffers from poor linearity and accuracy. An implementation of the power meter based on switchedcapacitor circuits is proposed in [11] and [12] to improve linearity, but the power consumption increases significantly due to switching losses associated with switched-capacitor circuits. Other realizations focus on optimizing the power consumption and tracking time by adopting new MPPT search algorithms, such as the Successive Approximation (SAR) algorithm proposed in [13] , [14] . However, the overall power consumption, though reduced, continues to be in the hundreds of micro-watts range.
This paper proposes a MPPT circuit that achieves high tracking efficiency (99.7%) and low power consumption (25 μW) simultaneously by employing a low-power, linear analog multiplier for the power metering function, and incorporating a periodic 1-kHz sleep-mode to shut-off major parts of the circuit once the MPP is reached. The proposed circuit relies on a modified hill-climbing algorithm that is based on 3-points comparison to detect the MPP and activate the sleep mode. The proposed sleep-mode reduces steady-state oscillations around the MPP (caused by hill-climbing algorithms) without impeding tracking of irradiance variations due to its relatively fast 1-kHz refresh rate. The paper is organized as follows: Section II discusses the 3-points, hill-climbing algorithm; Section III presents the full system and circuit design of the proposed MPPT circuit; and Section IV presents the experimental results and comparison with state-of-the-art.
II. THE 3-POINTS HILL-CLIMBING MPPT ALGORITHM
The conventional 2-points, hill-climbing MPPT algorithm relies on comparing the PV source's output power at two adjacent load points. The algorithm starts by measuring the output power at an initial load point, and then perturbing the switching duty-cycle of the power converter loading the PV source in one direction. The resulting output power is observed and compared to the initial state, and based on that, the algorithm determines whether to continue perturbing the duty-cycle in the same direction (if the output power has increased), or reverse the direction (if the output power has decreased). This iterative process is repeated as many times as needed until the MPP is reached, i.e., perturbing the switching duty-cycle in either directions results in lower output power. Since the algorithm is quite simple, it can be implemented with low power consumption if a custom (rather than general purpose) digital core is designed and optimized for this purpose. However, a drawback of this algorithm is that it relies on continuous perturbation of the duty-cycle. As a result, even after the MPP is reached, steady-state oscillation around it will persist, which degrades the MPP tracking efficiency (defined as the ratio between the actual power extracted and the real maximum power). While the tracking efficiency can be improved by reducing the perturbation step size, this comes at the expense of much longer tracking time [15] .
Alternatively, the hill-climbing algorithm described above can be implemented using three adjacent load points instead of only two as shown in Fig. 2(a) [4] , [16] . In this scheme, if the output power of a PV source at any of the end points is higher than the middle load point, the switching duty-cycle is either incremented (region 1) or decremented (region 3) to produce a new 3-points set for the next cycle of comparison. However, if the output power at the middle load point is higher than the two end points for few consecutive cycles, the middle point can be considered the closest to the true MPP (region 2) without having to continue perturbing the duty-cycle any further. Therefore, a sleep-mode can be initiated once the MPP is reached by turning off all active circuitry in order to reduce power consumption and eliminate any steady-state oscillation around the MPP. This sleep-mode can then be terminated after a period of time in order to allow tracking of any changes in the MPP due to irradiance variations. A flow chart of this algorithm is shown in Fig. 2(b) , where in this work, the MPP searching procedure relies on generating the two logic signals "UP" and "DN," which instruct the digital core to either increment or decrement the duty-cycle, or keep it the same and activate the sleep-mode. The details of how these logic signals are generated will be discussed in the next section. Although this algorithm is applied in this work to PV sources, it can also be used for other energyharvesting sources that have a power curve with a single peak such as thermal, vibration and microbial fuel cells [17] , [18] .
III. SYSTEM AND CIRCUIT DESIGN OF THE PROPOSED MPPT CIRCUIT
The block diagram of the proposed MPPT circuit is shown in Fig. 3 , where the I/V sensing module is used to measure the PV source's output voltage and current levels, while the power meter uses these sensed values to compute the instantaneous PV output power. The decision to employ a power-metering function right at the output of the PV source is critical for achieving high tracking efficiency compared to other designs, such as in [4] - [9] , where the PV power-metering is eliminated and replaced with only a current meter at the load side to reduce power consumption. However, to offset the additional power overhead of the PV power meter in this work, a linear, single-quadrant analog multiplier is used to realize it. An analog rather than a digital realization of the power-metering function reduces the overall power consumption by minimizing the computational burden of the digital core and eliminating the need for dedicated ADCs to convert the sensed voltage and currents to the digital domain. The 3-points sample/compare module is used along with the digital core to implement the 3-points, hillclimbing algorithm and the proposed periodic sleep-mode. As described in the previous section, applying a periodic sleepmode significantly reduces power consumption while allowing for tracking irradiance variations once every sleep-mode cycle. Finally, the 6-bit digital output of the MPPT circuit is used to control a variable PV load that emulates the input impedance of the power converter shown in Fig. 1 . The design details of the various blocks in the proposed MPPT circuit are as follows.
A. The 3-Points Sample/Compare Module
The 3-points sample/compare implementation is shown in Fig. 4 (a) and its timing diagram is shown in Fig. 4(b) . Starting from an initial set-of-three adjacent PV load current points (produced by three consecutive digital codes at the 6-bit output of the MPPT circuit), the digital core cycles through the three codes to sample and hold the corresponding PV output power levels, computed by the analog power meter, on a set-of-three 6-pF capacitors by activating the transmission gates T 1 , T 2 , and T 3 , sequentially. Next, two latched comparators are used to compare the three stored power points and produce the digital signals "DN" and "UP" (DNUP <1:0>). The digital core uses these signals to determine whether to increment, decrement, or keep the previous set-of-three load current points as shown in the 3 different scenarios of the timing diagram in Fig. 4(b) . The sample/compare cycle is then repeated until the MPP is reached. The sampling-time (t s ), shown in Fig. 4 (b) is chosen to be 30 μs to ensure that sampled power values are well settled for accurate power point comparison. Additionally, a non-overlap time (t d ) of 2 μs is inserted between the three control signals of the sampling transmission gates to prevent cross-coupling between the sampled values and to prevent any racing between the control signals due to process, temperature, and voltage variations. Moreover, a 20-mV systematic offset is inserted at the positive input of each comparator to avoid metastability conditions if the three power points are too close to each other, such as in the case of low intensity operation where the PV output power curve tends to be flat around the MPP as shown in Fig. 2(a) [19] , [20] . Furthermore, the input differential pairs of the comparators are designed to ensure the random component of the input referred offset of the comparators is less than ±5 mV, and thereby guaranteeing the total offset to be always positive. This way, the MPPT algorithm is able to detect the MPP (at which the middle point is larger than the 2 end points) without being misled due to the random offset of the comparators.
B. The Digital Core
To implement the 3-points, hill-climbing algorithm, the digital core in Fig. 5(a) , generates three consecutive digital codes [ X − 1 , X , X + 1 ] during each sample/compare cycle. Using a finite state machine and the multiplexer (MUX-B), the digital core passes the three codes in sequence to the output code digital bus by controlling the signal STATE <1:0> as shown in Fig. 5(b) . It also generates the control signals (CS 1 − CS 3 ) for the sampling transmission gates and the LATCH signal for the latched comparators in Fig. 4(a) in order to perform a complete sample/compare cycle. The sampling-time (t s ) and the non-overlap time (t d ) are both implemented using the system 500-kHz clock (SYS_CLK) and a 4-bit counter. Based on the results latched on the DNUP <1:0> bus at the end of each sample/compare cycle, the digital core uses the multiplexer (MUX-A) to select one of the three previous codes to generate the new set-of-three codes for the next cycle, which will be 1-LSB higher or lower than the previous set-of-three codes, or simply unchanged. The periodic sleep-mode is implemented in the digital core using a serial shift register and an analog timer (a constant current source, a capacitor, and a comparator). First, once the content of the DNUP <1:0> bus remains <00> for four consecutive sample/compare cycles (i.e., the set-of-three output codes are unchanged for four cycles), the output of the serial shift register toggles to indicate that the MPP has been reached. Accordingly, the digital core sets the final output code of the MPPT circuit to the same value X f as the middle code of the last sample/compare cycle, which represents the nearest point to the actual MPP of the PV source. Additionally, the digital core activates the analog timer, which generates a 1-ms pulse used to shut down all the active circuitry of the MPPT circuit for that period. Once the 1-ms period is over, the MPP search process is reactivated. This scheme realizes a periodic sleep-mode function that significantly reduces the overall power consumption while ensuring that the MPP is refreshed at a 1-kHz rate. This rate is sufficiently fast to track irradiance variations since as discussed in [13] , a refresh period of less than 50 ms is needed to ensure good tracking efficiency under irradiance variations for PV sources.
C. The Digitally-Programmable Load and I/V Sensing
The output code of the digital core is used to control a variable load (I IN ) to the PV source as shown in Fig. 3 until the MPP is reached. The implementation of the digitally-controlled load is shown in Fig. 6 , where similar to a current-steering Digital to Analog Converter (DAC), binary-scaled branches of current mirrors are switched ON/OFF based on the 6-bit code produced by the digital core. This load is implemented onchip and provides 64 load steps between 0-192 mA with 3-mA (I LSB_DP L ) resolution. Similar to a linear regulator (LDO), current sensing is accomplished through an array of currentsense mirrors that are switched ON/OFF by the same 6-bit code used to control the load. The ratio between the load and its sensed version is designed to be (3000:1). All the current mirrors used in the digitally-programmable load and the current sensing module are implemented using wide-swing cascoded structure to reduce any errors due to the finite output impedance of the transistors. The PV source input voltage is sensed directly by the analog power meter, which also receives the sensed current (I SEN ) from Fig. 6 to obtain the instantaneous PV power as described in the next subsection.
D. The Analog Power Meter
In order to implement the analog power meter function, a large-signal, linear single-quadrant analog multiplier is needed. Using the concepts of current-mode trans-linear circuits [21] , a standard implementation of such multiplier is shown in Fig. 7(a) , where V P V is the PV source's output voltage, and α.I P V (I SEN ) is a current signal produced by the current sensing module. In this circuit, the collector currents I X , I Y , and I Z of transistors Q X , Q Y , and Q Z respectively are used along with the transistor Q o to produce the output current I o . The collector current I C of each transistor can be approximated as a function of its base-emitter voltage (V BE ) as [22] 
where I s is the saturation current and V T H is the thermal voltage. Since V BE_X + V BE_Y = V BE_Z + V BE_O , and all the transistors are identical, the relationship between the collector currents can be written as which can be further manipulated to derive the output current as a function of the input currents as
As (3) shows, by keeping I Z constant, the circuit in Fig. 7(a) can be used to implement a linear multiplication function between I X and I Y . However, high-gain amplifiers must be used to hold the collector voltages of the transistors to ground so as to ensure linear transformation between the voltages V X , V Y , V Z , and V O and the currents I X , I Y , I Z , and I O respectively without any offsets. This requires operating all the high-gain amplifiers from a negative power supply rail (−V ss ) rather than ground.
Using (3) the output voltage V O of the multiplier in Fig. 7(a) can be written as
where K is constant. Therefore, the output voltage (V O ) represents the instantaneous output power of the PV source. However, the implementation in Fig. 7 (a) has two major issues: (a) the large number of high-gain amplifiers, and (b) the need for a negative supply rail. This complicates the design and significantly increases the power consumption and silicon area overhead.
To address the first issue, the low-power, 6-transistor amplifier in Fig. 7(b) is proposed. The amplifier is a cascade of two stages. The first stage is a differential-to-single-ended commongate stage formed by the input pair M 1 − M 2 , and the active loads M b1 − M b3 . The 1-μA bias current is identical for all the transistors to ensure an effective high-input-impedance at the negative input terminal of the amplifier, which is essential for the proper operation of the circuit in Fig. 7(a) . The second stage is a single-ended common-source stage formed by M 3 and the BJT load. Feed-forward compensation using the capacitor (C F ) between the negative input terminal of the amplifier and its final output (V o2 ) is used to ensure stability [23] . In closed loop operation, the collector of the BJT load is regulated by connecting it to the negative input terminal of the amplifier. This low-power, low-transistor-count design greatly reduces the amplifiers' power and area overhead.
To address the second issue, the collector voltages of the transistors in Fig. 7(a) can be set to a constant, non-zero level (V REF ) instead of ground, which eliminates the need to operate the high-gain amplifiers from a negative supply rail but introduces an offset to (4). To eliminate this offset, the complete circuit in Fig. 7(c) is proposed, where the additional resistor R OF F SET is connected between the collector of Q X and the 5-V power supply of the circuit, while generating the reference voltage (V REF ) from the same power supply using a potential divider of a scaled version of the resistors R X and R OF F SET . Additionally, instead of using a high-gain amplifier [Amp4 in Fig. 7(a) ] to convert the output current to a voltage, a simple current mirror (MX 1 and MX 2 ) is used instead, which further reduces power consumption and silicon area.
To complete the design of the multiplier, the constant parameter K in Eq. (4) is selected based on the maximum voltage and current ratings of the PV source. In this work, the PV's maximum rated voltage and current are 5 V and 140 mA respectively. Thus, the parameter K is designed to be around 6 so that maximum output voltage (V O ) does not exceed 4.2 V. This maintains sufficient headroom for the current mirror (MX 1 − MX 2 ) to operate properly and ensure good linearity. The output voltage of the multiplier is simulated versus the input current at one of its two input terminals, while maintaining the other terminal at a constant voltage. The results are shown in Fig. 8 , along with an ideal multiplier for comparison. As shown, the maximum error is less than 14%, which occurs when the multiplier's output voltage (V O ) is less than 0.5 V.
IV. MEASUREMENT RESULTS
The proposed MPPT circuit is implemented in a TSMC 0.18-μm BiCMOS technology, and it occupies 1.55 mm 2 as shown in the die photo in Fig. 9(a) . To ensure accurate MPP tracking, the accuracy of the digitally-programmable load, the current sensing circuit, the 3-points sample/compare circuit, and the analog power meter must be carefully considered.
Since the accuracy of all these circuits is mainly dominated by random mismatch, careful layout practices were employed, such as common-centroid and interleaved layout structures, to minimize mismatch errors. Moreover, on-chip decoupling capacitors are employed to mitigate the impact of power supply and reference voltage (V REF ) noise on the accuracy of the power meter, where 20 pF, 60 pF, and 20 pF on-chip capacitances are used for the reference voltage, the power supply, and the PV input respectively. Without applying the periodic sleepmode, the total power consumption of the circuit is 95 μW (dominated by the analog power meter). Since the proposed MPPT algorithm requires 4 cycles with each cycle containing 3 sample/compare steps, and given that the sampling time for each step is 30 μs, the total time needed before a sleep-mode can be activated is 360 μs. Therefore, by applying a sleep-time of 1 ms (1 kHz rate), the overall power consumption can be reduced by about 75%, i.e., down to only 25 μW. The digital core is operated from a 1.8-V power supply (DV DD ) and its measured average power consumption is 2.5 μW, 75% of which are consumed by the sleep-mode controller. All the analog parts of the design, including the analog power-meter, are operated from a 5-V power supply (V DD ) to handle a wide range of PV output voltages and currents with good linearity. The analog power-meter measured power consumption is 21 μW, which represents 85% of the total power consumed by the circuit.
The behavior of the proposed MPPT circuit is tested using the setup shown in Fig. 9(b) , where a variable DC voltage source (V TEST ) with a variable series impedance (R S ) are used to emulate the behavior of a PV source with a single-peak power curve [8] . This setup provides the flexibility of testing the circuit under variety of scenarios without being limited to any specific energy-harvesting source. In this setup, the operation of the MPPT circuit is tested by observing its equivalent input impedance (R IN ), i.e., input voltage (V IN ) divided by average input current (I IN ), where in theory, this impedance must be equal to the series impedance (R S ) of the DC voltage source (V DC ) in order to extract the maximum power. The series resistor (R S ) is varied between 15-47 Ω, while the DC voltage source (V TEST ) is varied between 1-5 V, which represents a small solar panel with a series stack of 8-to-10 solar cells and its total opencircuit voltage varies depending on the ambient conditions. These ranges emulate PV output power levels up to 0.7 W. In this setup, the input voltage (V IN ) is measured directly for a given value of (V TEST ) and (R S ), while the input current (I IN ) is computed as (V TEST − V IN )/R S using the integrated mathematical functions of the oscilloscope. Fig. 10 shows the measured input voltage (V IN ) and input current (I IN ) of the MPPT circuit when (V TEST ) is set to 1 V and (R S ) is set to 47 Ω from the point at which the MPPT circuit starts to search for the MPP until it reaches steady-state. The MPPT circuit starts initially by setting the input current to zero, then incrementally increases the input current using the 3-points comparison algorithm until the maximum input power is detected. As expected by the theory, this occurs when the input voltage (V IN ) is nearly half the DC source voltage (V TEST ). As shown, the circuit goes through several 3-points comparison cycles of until it arrives to steady-state MPP, after which it goes into the sleep-mode for 1 ms before it wakes up and repeats the process in order to track intensity variations. To gain more visibility into the operation of the circuit, the same measurements are repeated under various values of V TEST and R S as shown in Fig. 11(a)-(f) , where the MPP is successfully reached under all scenarios. A measure of how accurate MPPT circuits track the MPP is referred to as the tracking efficiency (η MPPT ), and is defined as [14] η MPPT = Actual Power Maximum Power (5) which in the test setup used in this work correspond to
As noted in Figs. 10 and 11 , the tracking efficiency of the proposed circuit varies between 96% to 99.7%. The key performance metrics of the proposed MPPT circuit and how it compares to recently-published work is summarized in Table I . On the one hand, the work proposed in [6] , [7] and [9] does not include the power metering function, which makes it suitable for batteries or super capacitors loads. On the other hand, the work proposed in this paper, as well as in [11] , [12] , [14] , incorporate a power metering function, and therefore can be used with any types of loads. However, the MPPT circuit proposed in this paper reduces the power consumption by a factor of 4-20 compared to [11] , [12] , and [14] , while achieving a peak tracking efficiency (η MPPT ) of 99.7% as shown in Fig. 12 .
V. CONCLUSION
A MPPT circuit with a low power consumption and high tracking efficiency has been presented. The proposed circuit relies on a 3-points, hill-climbing algorithm combined with a periodic sleep-mode to significantly reduce the overall power consumption without compromising tracking efficiency or the ability to track irradiance variations. The proposed circuit adopts an analog implementation of the power-metering function in order to reduce the computation burden of the digital core and eliminate the need for data converters, which further reduces the power consumption and silicon area. The digital core is optimized to operate at 500 kHz and consumes only 2.5 μW and achieves a peak tracking efficiency of 99.7%.
